Talk:OR gate

	Electronics portal This article is part of WikiProject Electronics, an attempt to provide a standard approach to writing articles about electronics on Wikipedia. If you would like to participate, you can choose to edit the article attached to this page, or visit the project page, where you can join the project and see a list of open tasks. Leave messages at the project talk pageElectronicsWikipedia:WikiProject ElectronicsTemplate:WikiProject Electronicselectronic articles
???	This article has not yet received a rating on the project's importance scale.

discuss about or gates and its definition

Implementation[edit]

The OR gate can be implemented using diodes also. Is it OK to mention that? Roshan220195 (talk) 17:05, 25 March 2012 (UTC)[reply]

The figure in the Wired-OR section is actually showing a Wired-AND. If any single output is low the paralleled bus is low. In order for the bus to become high, all gate's outputs must be high - this is the definition of the AND logic function.

Actually, I think it's Wired-NOR! If it's active-low like the article says, then the output will always be low except in one case: where all the inputs are false (and thus the individual NORs output true--high impedance) and the pull-up resistor pulls it high: a NOR gate :) --RProgrammer (talk) 07:55, 26 March 2015 (UTC)[reply]

True Wired OR is done in the ECL family with open emitter outputs and pulldown resistors. 216.110.87.66 (talk) 14:08, 13 July 2012 (UTC)[reply]

I fixed "using transistors" to be more specific, since three of the four there are transistors. But it really should give the actual logic family not just the transistor type--probably TTL but it might be RTL? I don't know enough about that to tell for sure. Someone who knows should fix it to be even more accurate! :) RProgrammer (talk) 07:51, 26 March 2015 (UTC)[reply]

Hardware description and pinout[edit]

Please note that the pinout of the 4071 is not the same as the pinout of the 74ls32 etc. Although not explicitly said so in the text it does rather give that impression and I know this has messed up one guy's project at least! — Preceding unsigned comment added by 70.124.34.21 (talk) 06:07, 11 January 2018 (UTC)[reply]

Anyone who bases any design on something found in Wikipedia will pay for this mistake so rapidly, it hardly needs a warning. --Wtshymanski (talk) 20:14, 11 January 2018 (UTC)[reply]

Non-Electrical Example[edit]

Here is a non-electrical example of an OR-gate using locks. https://i.redd.it/r0vvy8jk8xu11.jpg I've seen this photo or similar photos floating around the internet for years. A similar analogy would be a chain with 2 or more locks connecting various segments of chain links together. • Sbmeirow • Talk • 15:37, 28 October 2018 (UTC)[reply]

Obsolete Explanations[edit]

The article currently (Nov 2022) references the CMOS 4071 as an example of an integrated circuit implementing OR-gates. Yumpin' Yiminy, nobody uses discreet logic IC's any more. The vast majority of anything is done in software. Where hardware is required, it's usually an application-specific IC, or for small lots, an FPGA. At least that was the situation 10 years ago when I retired from bein' a paid electrical engineer and I can only suppose it's gotten moreso. Friendly Person (talk) 04:58, 29 November 2022 (UTC)[reply]