File:SPI timing diagram CS.svg

Page contents not supported in other languages.
This is a file from the Wikimedia Commons
From Wikipedia, the free encyclopedia

Original file ‎(SVG file, nominally 330 × 190 pixels, file size: 153 KB)

Summary

Description
English: SPI timing diagram showing clock polarity and phase. Blue lines indicate clock cycle boundaries when CPHA=0. Red lines indicate clock cycle boundaries when CPHA=1.
Date
Source File:SPI_timing_diagram.svg
Author User:Cburnett
Permission
(Reusing this file)		 GFDL

Licensing

I, the copyright holder of this work, hereby publish it under the following licenses:
GNU head Permission is granted to copy, distribute and/or modify this document under the terms of the GNU Free Documentation License, Version 1.2 or any later version published by the Free Software Foundation; with no Invariant Sections, no Front-Cover Texts, and no Back-Cover Texts. A copy of the license is included in the section entitled GNU Free Documentation License.
w:en:Creative Commons
attribution share alike
This file is licensed under the Creative Commons Attribution-Share Alike 4.0 International, 3.0 Unported, 2.5 Generic, 2.0 Generic and 1.0 Generic license.
You are free:
  • to share – to copy, distribute and transmit the work
  • to remix – to adapt the work
Under the following conditions:
  • attribution – You must give appropriate credit, provide a link to the license, and indicate if changes were made. You may do so in any reasonable manner, but not in any way that suggests the licensor endorses you or your use.
  • share alike – If you remix, transform, or build upon the material, you must distribute your contributions under the same or compatible license as the original.
You may select the license of your choice.

Captions

SPI timing diagram with Chip Select, for both clock phases

Items portrayed in this file

depicts

Serial Peripheral Interface

inception

22 July 2023

MIME type

image/svg+xml

File history

Click on a date/time to view the file as it appeared at that time.

Date/TimeThumbnailDimensionsUserComment
current21:55, 2 August 2023Thumbnail for version as of 21:55, 2 August 2023330 × 190 (153 KB)Em3rgent0rdrcolored the MISO and MOSI numbered bit signals
23:26, 22 July 2023Thumbnail for version as of 23:26, 22 July 2023330 × 190 (153 KB)Em3rgent0rdrswapping number ordering, to start with 7 down to 0, cause is typically MSB-first
16:24, 22 July 2023Thumbnail for version as of 16:24, 22 July 2023330 × 190 (152 KB)Em3rgent0rdrI got CPOL reversed...fixed
16:22, 22 July 2023Thumbnail for version as of 16:22, 22 July 2023330 × 190 (152 KB)Em3rgent0rdradded important CPOL=0 and CPOL=1 as subscripts to SCLK
15:54, 22 July 2023Thumbnail for version as of 15:54, 22 July 2023330 × 200 (151 KB)Em3rgent0rdrUploaded a work by User:Cburnett from https://commons.wikimedia.org/wiki/File:SPI_timing_diagram.svg with UploadWizard
The following pages on the English Wikipedia use this file (pages on other projects are not listed):

Metadata

This file contains additional information, probably added from the digital camera or scanner used to create or digitize it.

If the file has been modified from its original state, some details may not fully reflect the modified file.

Retrieved from "https://en.wikipedia.org/wiki/File:SPI_timing_diagram_CS.svg"